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A single user deconcentrator is designed for a circuit switched 
digital switching system which emphasizes mass conferencing. The 
switching system consists of distributed concentrators which include 
a first level of conferencing and a broadcast bus which includes 
a second level of conferencing. The deconcentrator features volume 
adjustment of individual conferences as well as a third and last 
level of conferencing - a conference of the individual conferences 
obtained from the broadcast bus. The design identifies the MSI and 
SSI components of the deconcentrator and provides an estimate of 
timing and board size. An alternative volume adjustment algorithm 
and the extension of a single user deconcentrator to a multi-user 
deconcentrator is discussed. 
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Digital switches are replacing analog switches in modern tele-
communication systems. Owing to the fast development of high speed 
switch components and high performance computers, more features are 
able to be added to digital switch system which are presently not 
available. Large conferencing capability is the feature addressed 
in this report. Conferencing supports a number of users in differ-
ent locations, who wish to speak to each other at the same time by 
telephone. This feature is available in some PBX systems, but often 
supports only small conferences; small in terms of the number of 
conferencing channels, the number of users who can speak to the same 
channel, and the number of different channels that users can listen 
to. Some organizations, like NASA, require telecommunication sys-
tems with large conferencing capability to fulfill their current 
or future requirements. This research report addresses the design 
of a digital switch system that will satisfy such a requirement. 
There are two types of digital switching systems - Central 
and Distributed Switching Systems (MacDonald, 1982). There are 
also two schemes to implement a switch - by packet switching or 
by circuit switching (Joel, 1977). This report presents a decon-
centrator for a Centralized Digital Circuit Switching System which 
emphasizes mass conferencing. 
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The features and specifications for the switching system in-
elude service for 16368 users, support for 2047 conferencing chan-
nels, use of the same conferencing channel by 32 users simultan-
eously, and up to 16 different conferencing channels can be corn-
bined (conferenced) for each user. 
The switching system is divided into three functional compo-
nents - the concentrator, the pipeline summer and the deconcentra-
tor. The division is illustrated in Figure 1. 
















Fig. 1. Functional components. 
The deconcentrator of this design supports a single user (Single 
User Deconcentrator). The deconcentrator sums up to 16 conferences 
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which are broadcast on the Broadcast Bus (see Fig. 1) and provides 
volume adjusted companded Mu-Law code to a transmit device. 
CHAPTER II 
SINGLE USER DECONCENTRATOR DESIGN OVERVIEW 
The deconcentrator will fetch from the broadcast bus channel 
voice data, which represents conferences formed in the concentrators 
and pipeline summer (distributed summing). A maximum of 16 different 
conference channel voice data can be fetched. The volume of any of 
the 16 channels can be individually adjusted and the volume of fi-
nal output, which is the voice data after summing can also be ad-
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Deconcentrator Input Environment 
Synchronizing Pulse (SYN Pulse) 
This pulse is generated by the master controller of the system. 
It is used to synchronize the major functional components of the 
switching system - the concentrator, the pipeline summer and the 
deconcentrator. It is active every 125US with a duty cycle 
in the range of 124.15 US to 124.30 US (see Figure 3). When SYN 
pulse is "low", it resets the system within 700 ns to 850 ns . New 
voice data is presented every frame time (125 US). For this rea-
son the system is reset every frame time. 




0 124.15US 124.30 us 
Fig. 3. SYN pulse timing. 
Register #33 (see Figure 2) is composed of four 17-bit positive 
edge-triggered registers which store conferencing channels (Ch. #0 
to Ch. #2047) voice data which is presented to broadcast bus. Tlt33 
is the trigger pulse for Register #33. T#33 is also used in the 
deconcentrator. It marks the time when data is available on the 
broadcast bus. Tlt33 is active every 200 ns with 25 ns duty cycle. 
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There is a clock delay line in the pipeline summer which influences 
the T#33 signal. The first T#33 pulse will arrive 6.589 US after 
the SYN pulse goes "high" and is reset by SYN pulse "low". The T#33 
pulse train is also called the T#33 clock (see Figure 3). 
0 
Assume 6.589 US = 0 
0 39.5ns 200 239.5ns 400 439.5ns 
14.5ns 
NOTE: Shadowed area is uncertain timing because of unpredicta-
ble gate delay. 
Fig. 4. Trigger pulse T#33. 
Broadcast Bus 
The broadcast bus consists of four 17-bit parallel buses (Bus 1 
through 4). It is used to broadcast conferencing channel (Ch. #0 to 
Ch. #2047) voice data to all of the deconcentrators. The bus speed 
is 5 mega bits/second. Thus, new data will be available on the bus 
every 200 ns This period is ref erred to as the bus time slot. 
There are 512 bus time slots in one frame time (125 US). Four par-
all el 17-bit buses provide 2047 time slots. Four time slots occur 
at the same time on the broadcast bus. The bus assignments are: 
Bus 1 is the data path for Ch. # 0 to Ch. II 511 
Bus 2 is the data path for Ch. fl 512 to Ch. #1023 
Bus 3 is the data path for Ch. #1024 to Ch. #1535 
Bus 4 is the data path for Ch. #1536 to Ch. #2047 
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The conferencing channel voice data is a 17-bit word on the broadcast 
bus. The fields which make up the word are: 
bits 5 to 16: normal 12-bit linear code voice data 
bits 0 to 4: overflow bits 
Deconcentrator Output Environment 
After processing all desired channel voice data, the deconcentra-
tor will output an 8-bit PCM companded code word to the Output Buf-
fer and Transmit Device. This occurs at the trailing edge of SYN 
pulse every 125 US. 
The Output Buffer and Transmit Device is not discussed in detail 
in this report. However, it is suggested that the standard Bell Tl 
Format be used to transmit information to the user station. This 
will provide for substantial cost savings due to the availability 
of Tl based components. The Tl serial bit stream is transmitted at 
1.544 mega-Hz (193 bits per frame time - 192 bits data and one SYNC 
bit). Twenty-four single user deconcentrators may share one transmit 
device (8-bit x 24 = 192). 
CHAPTER III 
SINGLE USER DECONCENTRATOR DETAILED DESIGN 
Algorithm 
The pipeline process scheme used in this design is presented in 
Figure 5. The data paths and elements are presented in Figure 6. 
Deconcentrator Elements 
The following deconcentrator elements are discussed in this 
section. The technology used in the detailed design is standard 
TTL, LSTTL, STTL and N-MOS. 
1. 9-bit bus time slot counter (B-CNT) 
2. Channel address memory (CM) 
3. Updating controller (UC) 
4. Volume controller (V-C) 
5. Bus buffer 
6. Temporary register (TR) 
7. Adder: 17,18 and 21-bit adders 
8. Store register (SR) 
9. Output volume controller (OV-C) 
10. De-linearizing ROM (D-ROM) 
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Fig. 6 . . Deconcentrator data paths and elements. 
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9-bit Bus Time Slot Counter (B-CNT) 
The B-CNT circuit monitors the 2047 conferencing channel data 
on the broadcast bus. The contents of the counter is the address 
of the present time slot on the broadcast bus. This is presented 
to the Content Addressable Memory (CAM). If a match occurs, the 
desired channel data is on the bus and the CAM will generate an 
enable signal to the Bus Buffer to pass the data to V-C. 
The B-CNT will count from 0 to 512. When the B-CNT reaches 
512, a frame time almost passed and a signal (V-Active High) will 
be generated. This can be used by the Updating Controller (UC) to 
start updating the CM, if it is necessary. 
It should be noted that the T#33 clock continuesrunning after 
the deconcentrator has processed all conferencing channel data. The 
B-CNT, on reaching 512 (all time slots have passed), will generate 
a signal (H-Active Low) to disable the trigger pulse of the 21-bit 
Store Register (SR). This will prevent further changes in the SR, 
that will destroy the final summer data in SR. At the same time, the 
signal (H) will place the B-CNT in Holding Mode and wait for SYN pulse 
to reset the B-CNT to "O". The circuitry is shown in Figure 7(c). 
The T#33 clock pulse is delayed 200 ns and 400 ns. These delays 
are used to initialize the processing in each frame time. The first 
T#33 clock pulse marks time slot #0 on the broadcast bus. The de-
lay of one clock period (200 ns) of T#33 in each frame time is 
associated with the B-CNT, since it is present to ''O" every frame 
time. 
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Two clock periods (400 ns) are needed to process the first time 
slot data (slot #0). The delay of T#33 for two clock periods is 
associated with the SR circuit. This ensures that completely pro-
cessed slot #0 data is stored in SR. The logic and timing diagram 
for the delay circuitry is shown in Figure 7(a) and 7(b). 
Channel Address Memory (CM) 
The channel address memory stores the conferencing channel ad-
dresses, or time slot positions, which are used to form the user's 
conference. The master controller of the switching system is re-
sponsible for updating CM upon a request by the user. In this sys-
tern there can be up to 16 different conferencing channels which can 
make up the user's conference. Since there are four 17-bit buses 
forming the broadcast bus, the two extreme conditions are: 
1. Four different channels occur at the same bus 
time slot (one on each of the four buses). 
2. 16 channels occur on a single bus. 
Therefore, four 16 words x 12 bits memories are needed (one for 
each bus). The format for the channel address memory word is: 
Bits 0 to 8: Channel address 
Bits 9 to 11: Volume Control Code 
There are two schemes to implement the CM which have been con-
sidered: 
1. The use of two duplicate channel address memories (ping-
pong CM): One for updating, the other for processing 
13 




Fig. 7(a). Delay logic. 
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data in the deconcentrator. When updating is com-
pleted, the memories are switched. The advantage 6f 
this scheme is immediate response (each frame time). 
It will not miss data and the system can be used for 
data communication and voice corrnnunication. The dis-
advantage is that more hardware is needed. 
2. The use of a single set of channel address memory for 
both updating and the processing of data within the 
deconcentrator. The advantage of this scheme is a 
savings in hardware. The disadvantage is the poten-
tial loss of channel data when the memory is being 
updated. This is acceptable for voice communication 
but is not acceptable for data communication. 
The second scheme has been chosen for this design. There are 
22.4 US every frame time during which the concentrator is idle. This 
period of time can be used to update the CM. In this case, a sin-
gle memory set can be used without the loss of voice data. The 
following analysis provides information for this case. 
The first channel voice data (slot #0) on the broadcast bus 
from the pipeline summer will be 6.589 US after the beginning of 
the frame time. The deconcentrator will process 512 time slots in 
6.589 US + 400 ns (slot #0) + 200 ns x 511 (slot #1 to slot #511) 
= 109.189 US. System idle time will be: 125 US - 109.89 US+ 6.589 
US = 22.4 US. This is shown in Figure 8. 
125US 
Frame Time Next Frame Time 
6.589US 6.589US 
System Idle 
Fig. 8. System idle time. 
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It should be noted that the master controller must finish wri-
ting 16 conferencing addresses (worst case) within this 22.4 US idle 
time. This results in a feasible memory access time of 1.4 US. 
A Content Addressable Memory (CAM) is selected to implement the 
CM, since the CAM has a hardware sorting capability. This is suit-
able for high speed deconcentrator design. 
A CAM-based CM 
Four duplicate 16 x 12 CAM's are used in the CM to service the 
bus buffer and V-C. Figure 9(a) presents the block diagram of one 
slice of the CAM. 
This detailed design used 12-Fairchild 93402 (4 x 4 CAM) for 
one slice of CM. Figure 9(b) shows logic diagram of CM slice. The 
calculation of pull-up resistors (Rl,R2,R3) is shown in Appendix A. 
Updating Controller (UC) 
The UC circuit updates the CM. The updating procedure is 
presented below. 
1. Whenever the user requests an update for the CM, 
the master controller will generate an updating re-
quest (R) signal to the UC located in the deconcen-
trator. R is a level signal which is active high. 
2. After time slot #511 voice data is processed, decon-
centrator generates an updating valid signal (V) to 
the UC. V is a level signal which is active high. 
If the R signal is received by the UC before V, the 
UC will initialize CM updating. Otherwise, it waits 
until the next frame time. This ensures that master 
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Fig. 9(b). Logic diagram of CM slice for DP= 0. 
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3. After receiving the V signal, UC sends a start up-
dating (S) signal to the master controller to start 
updating. At the same time, the data path control 
signal (DP) is changed and the master controller 
accesses the data bus and the address bus of the CAM. 
4. After finishing the updating of the CM, the master con-
troller sends a finish updating signal (F) to UC. F is a 
level signal which is active high. The UC will reset DP 
and let the deconcentrator access the data bus and address 
bus of the CAM in order to process the next voice data. 
Synthesis Procedure 
The following design steps result in the clocked circuit for 
UC, which are shown in Figures lO(a) through lO(f). A pulse-mode 
leading-edge clocked circuit scheme is used. Since the output 
signal DP is a level signal, the machine is designed as a Moore 
machine. 
A 74LS109 positive-edge trigger J-K flip flop is specified, 
since the V signal will be "l" until the SYN pulse resets the coun-
ter. This ensures that only the leading edge of V will cause the 
state change. The master controller is provided 22.4 US for up-
dating in each frame time. 
AD-FF is used to synchronize the V and R signals, in case 
they arrive at the same time. UC can respond one input at a time. 
Volume Controller (V-C) 
Each user can listen to up to 16 different conferencing chan-
nels and can manually control the volume of each conferencing chan-
nel. The master controller encodes the adjustment and presents a 









Deconcentrator Master Controller 
Fig. lO(a). Block diagram for UC. 
Reset state, UC waiting for user's request signal, 
R. 
After receiving R signal, UC must wait until CM 
is available for updating. 
UC change data path and send signal to master 
controller to start updating CM. 















v F DP s 
qo - 0 0 
q2 - 0 0 
- qo 1 1 
Fig. lO(c). State table for UC. 
Inputs-. Outputs 
v Y2Yl R v F DP s q 
qo 00 10 00 - 0 0 
q2 01 - - 00 1 1 
q3 11 - - - - -
ql 10 - 01 - 0 0 
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Fig. 10 ( f) . Clocked circuit for UC. 
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The 3-bit volume control code is used to specify a shift of 
the voice data word of 0 to 7 bit positions. The adjustment is 
from the maximum volume. A shift of one results in a reduction 
of the amplitude by one-half. The maximum volume can be reduced 
by 1/27 or 0.78125% of the original volume. 
The block diagram of V-C is shown in Figure ll(a). The logic 
diagram of V-C is shown in Figure ll(b). A signetics N82Sl00 (16 
x 48 x 8) bipolar field PLA is used to implement this circuit. 
Since each chip has only 8 outputs, 3 chips are needed to service 
for each 17-bit bus. 
Bus Buffer 
When the conferencing channel voice data, which is selected 
b y the user, is identified by the CAM, an enable signal El to E4 
will be generated to enable the bus buffer for the retrieval of 
the voice data from the broadcast bus. On enable, the bus buffer 
passes the voice data from broadcast bus to V-C. On disable, the 
outputs of the bus buffer are all "O's". Since in high-Z state 
the inputs to V-C are floating when bus buffer is disabled, pull-
up resistors are used to pull the high-Z output to "l". This im-
plies that the outputs are all "l's" when bus buffer is disabled. 
For this reason, negative logic is used in the V-C and the three 
level surrrrner. The 74240 octal inverter buffer (3-state) is used 
instead of the 74241 for the negative logic process. Figure 12 










DSo!l6 (shifted voice data) 
Figure ll(a). Block diagram of V-C. 
NOTE: When Co:2 0 Pass input data 
1 Shift one bit right, and shift 0 to DSo 
2 Shift two bits right, and shift O's to 
DSo:l 
3 Shift three bits right, and shift O's to 
DSo:2 
4 Shift four bits right, and shift O's to 
DSo:3 
5 Shift five bits right, and shift O's to 
DSo:4 
6 Shift six bits right, and shift O's to 
DSo: 5 




















































































































































T *El, E2, E3, E4 are enable signals from CAM. 
vcc ~ ~ ~ *The calculation of Rbp is 
in Appendix B. 
Fig. 12. Block diagram for bus buffer. 
Temporary Register (TR) 
Each channel voice data is available on the broadcast bus for 
only one bus slot time (200 ns). It is difficult to finish the 
processing of one channel voice data in 200 ns. Because of this 
timing consideration, a pipeline processing scheme is used in this 
design. It will also save hardware. After data passes through the 
V-C, it is stored in the TR temporarily. Then, the summing opera-
tion is executed during the next bus time slot. A 74S273 octal D-FF 
will be used to implement the TR. The logic diagram of the TR is 
shown in Figure 13. The reason the 200 ns-delayed-T#33 is used as 
a trigger pulse is because the first channel voice data (slot #0) 
will pass the V-C 189 ns after the first T#33 arrives. 
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DSo - - - - - - DS6 DS 7 - - - - - DS15 DS16 x x x x x x x 
Do Dl D2 D3 D4 D5 D6 D7 Do ....... D7 Do . ........... D7 
CP CP 74S273 CP 
Qo Ql Q2 Q3 Q4 Q5 Q6 Q7 Qo ....... Q7 Qo . ........... Q7 
- - - - - xx x x x x x 
Fig. 13. Logic diagram for the TR. 
Adder 
The adder is used to sum the different channel voice data 
together. This allows the user to listen to different channel 
voice data in a conference mode. The 17, 18 and 21-bit adders are 
used in this design. Figure 14(a) presents the logic diagram 
of the 17 and 18-bit adder. The logic diagram of the 21-bit adder 
is shown in Figure 14(b). NOTE: Inputs A and Bare active low 
operands. 17-bit adder is symbolized by IL(l 7)1' etc. 
21-bit Store Register (SR) 
The SR is used to store the summed voice data in each time 
slot (200 ns), if there is an enable signal from the CM. After 512 
(0 to 511) time slots, the contents of SR, the total conference, is 
processed by the OV-C and D-ROM. The result is latched in the PCM 
Register by the trailing edge of SYN pulse. This is the last pro-








































































































































































































































































































































































































































































data is captured, the B-CNT will generate a signal (H) to SR to dis-
able the trigger pulse (T#33) in order to prevent additional load-
ing into SR, since T#33 continues until the system reset (SYN pulse 
= "low"). The SR will be reset to "O" by SYN pulse = "low", and 
waits for new data in the next frame time. 
Up to this point, the voice data is still in negative logic. 
A 74LS175 is used since it has true (Q) and complement (Q) outputs. 
Q (negative logic) is presented to the 21-bit adder, Q (positive 
logic) is presented to the OV-C. By using positive logic at the SR 
instead of the TR, hardware is saved as in the following analysis. 
Positive Logic in TR 
5-74Sl75/per bus x 4 buses 
= 20 - 74Sl75/for TR 
3-74LS273/ for SR 
Total IC: 23 
Positive Logic in SR 
3-74S273/per bus x 4 buses 
= 12 - 74S273/for TR 
6-74LS175/for SR 
Total IC: 18 
The CM generates an enable or disable signal depending on 
whether there is a match between B-CNT and CAM every bus time slot 
(200 ns); which is used to control the bus buffer. This signal 
also controls the SR. It enables the trigger pulse of SR. There 
is a one-time slot-delay between the control signal and the time 
the data arrives at the SR, owing to the delay of the pipeline pro-
cess. Therefore, the control signal to the SR will be delayed one 
time slot in order to store the correct data. Figure 15 shows the 






























































































































Output Volume Controller (OV-C) 
In addition to the ability to control volume of 16 different 
channels individually, the user is also able to control the volume 
of final output which is the summed voice data of up to 16 differ-
ent conferencing channels. The master controller will encode the 
adjustment and set the 4-bit OV-C register to control the final 
output volume. Figure 17 shows the block diagram of the OV-C. 
De-linearize ROM (D-ROM) 
The D-ROM converts 12-bit linear code voice data, which is 
the outputs of OV-C, to 8-bit PCM code. A 4K x 8 ROM is used as 
shown in Figure 17. The signetics statics 2632 (4K x 8) MOS ROM , 
which is TTL compatible, has been selected. 
PCM Register (PR) 
The PR stores 8-bit PCM code voice data at the trailing edge 
of SYN pulse every frame time. This is the last processing step 
in the deconcentrator. The output of PR will be presented to out-
put buffer and transmit device as shown in Figure 16. 
PCM PR 
Linear Code n 
Code Data 6 Data I Output Buffer 
_ _,,,,____-+ D-ROM 1 ---.,11'---~ ~ --1+-' --> and i----~ Us er 




Fig. 16 .. D-ROM and PR block diagram. 
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.l' ~From Master Controller 
OV-C Register L __  
4 From SR 
09:21 
12 >r 0 
, , l '' ' S < MUX 
So: 20-2_,_ 1-













Summed channel voice data stored in 
the SR. 
Control 0 to 15 bits shift (In this 
design 0 to 9 bi ts shift range is 
enough. Assuming adjust from maxi-
mum volume). 
Outputs of OV-C which are the data 
So:20 after shifting. 
Overflow bits 
Normal voice data 
Overflow: If any bits of the field Oo:8 is set, then there is 
an overflow as a result of data summation. The MUX 
will pass all the "l's" to the D-ROM, which will re-
sult in overflow noise being passed to the user. 
This indicates that the volume is too high and will 
cause the user to adjust the output volume to normal 
voice volume. 
Normal Condition: No overflow bit is set. MUX passes 09:21 
in-range voice data to D-ROM. 
Fig. 17. Block diagram of OV-C. 
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Space Estimate of Single 
User Deconcentrator Detailed Design 
The circuits previously presented will occupy 129.9 square 
inches of board space. A 12" by 12" standard PC board can be used. 
The device count by circuit is presented in Figure 18. Figure 19 






1. Delayed Clock 7. TR 
74S04 1 14 74S273 12 20 
74S08 1 14 
74Sl75 1 16 8. 17, 18-bit Adder 
74Sl81 (5 x 3) 15 24 
2. B-CNT 74Sl82 (1 x 3) 3 16 
74LS161 3 16 
74LS11 1 14 9. 21-bit Adder 
74LS27 2 14 74Sl81 6 24 
74Sl82 2 16 
3. UC 
74LS109 1 16 10. SR 
74LS32 1 14 74LS175 6 16 
74LS74 1 14 74LS11 1 14 
74LS08 1 14 74LS20 1 14 
74LS04 1 14 
11. ov-c 
4. CM 74LS32 2 14 
74S158 20 16 74LS157 3 16 
74LS157 12 16 N82S100 4 28 
7433 8 14 74LS175 1 16 
Fairchild 93402 48 24 
4KS"2 Resist or 76 12. D-ROM 
0.8KS"2 Resistor 4 Signetics 2632 1 24 
5. Bus Buffer 13. PR 
74S240 12 20 74LS04 1 14 
8KS"2 Resistor 68 74LS273 1 20 
6. v-c 
Signetics N82S100 12 28 










































































































































































































































































































































































Timing Analysis of the Single User Deconcentrator 
The deconcentrator must complete the processi~g of all re-
quested channel voice data in each frame time. In the selected 
pipeline scheme, each step in the pipeline must be completed in 
a bus time slot (200 ns). The sequence of events and timing for 
each frame time is presented below. 
The 200 ns-delayed-T#33 clock pulse initializes the decon-
centrator. It enables the B-CNT to track the time slot data on 
the broadcast bus accurately (by count from slot #0 to # 511). 
The timing for the processing of channel voice data in each 
time slot (200 ns) in the pipeline is presented in Figure 20. 
From the worst case timing analysis, it is shown that the shadow 
areas have been properly avoided. The set up time, hold time and 
clock width requirements for the TR and SR are satisfied. Thus, 
the TR an<l SR stores the correct stable data. The control signal 
for the trigger pulse of the SR has been delayed properly. It 
will pass the 400 ns-delayed-T#33 if there is a match between 
B-CNT and CAM. 
The time (worst case) necessary to complete the processing 
of all of the channel voice data is calculated as follows: 
First T#33 arrives at: 
Finish processing first slot data 






















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Finish processing the rest slot 
data (slot #1 to #511, 200 ns/per 
slot data): 
SR stores the sunnned data and avail-
able to present to output stage (OV-C, 
D-ROM and PR): 
200 ns x 511 
= 102200 ns 
6589 ns + 467 ns 
+ 102200 ns 
109.256 us 
The output stage timing is shown in Figure 21. The PCM code 
of summed voice data is available to be stored at time 109.256 + 
0.571 = 109.827 US. The trailing edge of SYN pulse arrives at 
time 124.150 to 124.300 US to latch the data to PR. 
The deconcentrator is reset at the end of each frame time. 
The B-CNT, SR and the delayed clocks are reset by the SYN pulse 
= "low". This occurs at a minimum of 700 ns prior to the next 
frame time. It is sufficient to do the reset. 
The CM can be updated during the time beginning with the end 
of the role of the B-CNT in the frame time processing cycle and in-
eluding with the beginning of the next use of B-CNT. This is 
shown in Figure 8 as an estimate. The results of the previous 
detailed timing are used in the calculations which follow. 
B-CNT = 512: 
Delay to generate V signal: 
Delay of UC: 
Accurate time of the start 
of the CM updating: 
6589 ns + 249 ns (B-CNT = 1) 
+ 200 ns x 511 = 109038 ns 
55 ns 
77 ns 
109038 ns + 55 + 77 ns 
109.17 us 
The master controller receives start updating signal (S) at 








































































































































































































































































































The master controller must reset DP signal (see UC description) 
62 ns (UC delay) before the first T#33 arrives, This is 6.527 US 
after the next frame time begins. This provides 125 US - 109.17 
US + 6.527 US = 22.357 US for updating. It provides a worst case 
of 22.357 US/16 = 1.397 US to write one channel address to the CAM. 
CHAPTER IV 
SUMMARY, RECOMMENDATIONS AND CONCLUSIONS 
Sunnnary 
A detailed design of a non-blocking single user deconcentra-
tor has been presented in this report. The deconcentrator is de-
signed to meet requirements presented in the summer of 1982 offer-
ing of course EEL 6717, Digital Computer Systems. The deconcentra-
tor uses TTL and MOS technology and can be placed on a 12" x 12" 
board, if implemented in discrete logic. The deconcentrator de-
sign provides for volume control by the user (also referred to as 
the listener). Changes in the number and location of conferences 
as well as the volume of individual and summed conferences can be 
accomplished without the loss of voice data. The design empha-
sizes the retention of all channel voice data and summed data up to 
the conversion of the data to 8-bit companded PCM code. This em-
phasis provides for flexibility and expandability at a later date 
without significant redesign of the deconcentrator. 
Recommendations 
Reduced Data Word Size 
If the above mentioned emphasis on the retention of overflow 
information is reduced, there can be significant cost savings and 
an increase in reliability as a result of reduced bus size and re-
sulting component count. 
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There are four 17-bit output buses from the V-C. The 17 bits 
of channel voice data can be viewed as 5 overflow bits (bit O to 
4) and 12 bits (bit 5 to 16) of in-range channel voice data. The 
bus size and components of deconcentrator can be reduced signifi-
cantly if we can adjust the output data of the V-C to 12 bits of 
in-range channel voice data. 
The adjustment algorithm would be: 
1. If there is no overflow, the V-C accepts the least 
significant 12 bits (bit 5 to 16). 
2. If there is persistent overflow which is detected 
by the master controller as a result of a compari-
son of channel voice data to manual adjust control 
code information, the contents of the volume con-
trol portion of CM are adjusted such that the volume 
is set on maximum. 
3. When persistent overflow ceases, the original volume 
control setting is restored. Additional signaling 
circuitry to the user station can also be employed 
to inform the use of the above actions. 
This algorithm is implemented in the master controller portion 
of the digital switch. The determination of the degree of 
persistency must consider short bursts of overflow and overflow 
which represents continued conversation. The effect of the al-
gorithm is an alteration of one of the sixteen possible channel 
voice data selected by the user. It will change the volume set-
ting from the manually selected volume setting for a period 
which is determined by the master controller based on overflow 
information. It should be noted that the changes are accomplished 
by the master controller during the time reserved in each frame 
time for CM update. 
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With this adjustment, the resulting bus structure for the · 
deconcentrator is shown in Figure 22. Five bits of bus are 
eliminated. The resulting savings in the element circuits in 
terms of IC's are: 
1. V-C: save four N828100 
2. TR: save four 748273 
3. 17, 18-bits Adder: save three 748181 
4. 21-bit Adder: save two 748181, one 748182 
5. SR: save two 74LS175 
6. OV-C: save one N82Sl00 
The total savings are 17 IC's and 5 bits of bus for the deconcen-
trator. 
The costs necessary to realize the adjustment algorithm is 
the additional requirements on the master controller and signaling 
circuitry at the user station. 
Multi-User Deconcentrator 
The single user deconcentrator circuitry can be used in the 
design of a multi-user deconcentrator. A ping-pong memory, frame 
data buffer, can be used to store all conferencing channel data 
of a frame time, and a control circuit which would direct conference 
data to the deconcentrator summing circuitry. The latter control 
circuit would replace the CAM-based control in the single user de-
concentrator design. 
A data path and facilities diagram to accomplish this is 
shown in Figure 23. This concept can use either a fixed processing 
44 
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time or a variable processing time format. The former requires 
all conference operations to be performed in a fixed amount of 
time (16 frame data buffer accesses per user). The latter pro-
vides for a variable amount of summing per user. Both schemes 
require a second ping-pong memory to buffer the output for pre-
sentation to transmit device (Tl protocol has been suggested). 
The variable processing time format would provide for an in-
creased number of users but would be traffic dependent and, thus, 
subject to blocking. The fixed processing time multi-user decon-
centrator can support 40 to 50 users (estimate). It should be 
noted that the suggested multi-user deconcentrator results in a 
significant reduction in volume-controller and summer circuitry. 
This is a result of the sequential mode of processing (only one 
channel voice data at a time) as opposed to the parallel mode re-
quired in the non-buffered single user deconcentrator design. 
An Alternative Design for the CM 
The design would use four 512 x 4 RAM's; one for each of the 
four connections to the broadcast bus. The B-CNT would address 
the four RAM's and the resulting output would be the enable signals 
for the four input bus buffers and the volume control codes for 
the four V-C's. The block diagram for the DP = 0 case of this al-
ternative design is shown in Figure 24. 
On updating, master controller should be able to achieve the 
worst case situation of 16 RAM-ACCESS to store new data and 16 
RAM-ACCESS to erase previous data. A worst case totally of 32 RAM-
47 
[ B-CNT I 
9 512 x 
I ' I ,
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buffer 







) C4o: 2 
Fig. 24. Block diagram for alternative CM design for DP O. 
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ACCESS must be done within 22.4 US - CM updating period. Multi-
plexors must be added to the address lines of the four RAM's for 
the purpose of updating. 
This alternative design will result in significant savings 
in component parts count and in board space, and is preferable un-
til the advent of larger Content Addressable Memories. 
Conclusion 
The deconcentrator is the output portion of a central circuit 
switching system. The single user deconcentrator supports one 
user requirement of being able to listen to 16 different conferences. 
The timing analysis for the single user deconcentrator demonstrates 
that in one frame time (125 US) the deconcentrator is active for 16 
time slots (3.2 US). The rest of the time (121.8 US) the decon-
centrator is idle. A multi-user deconcentrator can support many 
users (estimate of 40 to 50 users) and, thus, share the deconcentra-
tor hardware with a substantial cost savings. However, a single 
user deconcentrator has advantages which include: 
1. High reliability: A component failure will only 
effect one user. (There will be 40 to 50 users 
for multi-user deconcentrator.) It is also easier 
to test and failure detection. 
2. For special users and features: Tape recording, 
addition of external lines, etc. 
Single user deconcentrators or single user deconcentrators 
with multi-user deconcentrators provide for a central circuit 
switching system which is very flexible. 
APPENDICES 
APPENDIX A 









IIL IIH 10L 1oH 
7433 -1. 6mA 40µA 
74Sl58 -2 mA 50µA 
93402 lOmA llOµA 
(max.) - VOL (min.) 
< Rl 
vcc (min.) - V OH (min.) 
< 
(IOH) + 2 (IIH) IOL + 2 IIL - 3 
5.5 - 0.2 < Rl 
10 - ( 1. 6 + 2) < (3 ·110 + 40 + 50) 
4.5 - 2.4 
5.3 
-3 6.4 x 10 
< Rl < 2.1 
- 420 x 10-6 
50 
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0.828K&l.s_ Rl 2_ SKn 




74S240 (Bus Buff er) 
8-7433 









7433 24mA 250µA 
748240 -2.0mA SOµA 
74LS20 -0.4mA 20µA 
VCC (max.) - VOL (min.) R
2 
VCC (min.) - VOH (min.) 
1oL + 2 1 IL ~ ~ B 1oH + 2 1 IH 
5.5 - 0.2 4.5 - 2.4 
24 - (2 + 0.4) 2_ R2 2_ 8·(250) + 50 + 20 
5.3 < R2 < 2.1 
21.6 x 10-3 - - 2070 x 10-6 
246n < R2 < 1Kn 




















5.5 - 0.2 
1oL + 3 1 IL 
< R3 < 
4.5 - 2.4 
- - 4 1oH + 3 1 IH 
5.3 < R3 < 2.1 
- - 4·(50) + 3·(25) 10 - 3·(0.1) 
5.3 < R3 < 2.1 
9.7 x 10-3 - - 275 x 10-6 
546Q < R3 < 7.6K 
Choose R3 = 1K~ = Rl 
APPENDIX B 
THE CALCULATION OF BUS BUFFER PULL-UP RESISTOR (Rbp) 
The wiring connections between the outputs of bus buffer (Do: 
16) and the inputs of V-C are present as follows (see V-C design): 
Do:4 has 2 connections with V-C 
DS has 3 connections with V-C 
D6:11 has 2 connections with V-C 
Dl2:16 has 1 connection with V-C 











IOL 2:. VCC (max.) - VOL (min.) 
~p 
+ 3 I IL 
64mA > + 300µA 
63.7mA > 5.3 
-~p 
R_ > 5.3 
63.7 x 10-3 
83.3r2 --bp -
748240 
Rb > 84r2 
p -




15mA > N·25µA 
N S:: "600 
N82Sl00 
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One 74S240 output can drive up to 600 inputs of N82Sl00,. and ~p 
can be any value. 
74S240 
vcc 
Output Disable - in High-Z State 
vcc 
~ 










(min.) - VOH (min.) 
> 1 0ZH + 3 
Rbp 
4 · 5 - 2 · 4 ~ 50µA + 75µA 
~p 
y > 125µA 
Rbp 
2.1 
~p ~ 125 x 10-6 = 16.8KQ 





If we choose ~p = 200 D, the additional RC delay for the bus buffer 
will be as follows: 
L . "l" 2 4V ogic (min) . 
CL= 45 PF (3 fan-out, 15 PF for each) 
-12 
~p CL = 200 x 45 x 10 = 9 ns 
V(t) 
-t/RbpCL 
V (1 - e ) 
cc( . ) min 
-t/9 
2.4 = 4.5 (1 - e ) 
0.53 = 1 - e 
-t/9 
e-t/9 = 0.47 
-t/9 -0.755 
t = 6.79 ns 
It takes 6.79 ns to pull the output from 0 to 2.4 V without the 
concerning of the high-Z output (- 1.5 V). 
The maximum delay for the bus buffer will be: 
gate delay + RC delay 
15 ns + 6.79 ns = 21.79 ns: 22 ns (max) 
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